


# Sacrificing Carbon Nanotubes for the Fabrication of Nanostructures at Sub-10 nm Scale




Hee Cheul Choi

Department of Chemistry,  
Pohang University of Science and Technology (POSTECH)  
South Korea, 790-784



## Carbon nanotube platform for bio- and nanohybrid systems



SiO<sub>2</sub> etching using SWNT for architecting nanostructures at sub-10 nm scale




## The birth of NanoScience

Moore's Law

- Performance of computer chips doubles about every 18 months



Gordon Moore, co-founder of Intel



Continuous development of lithographic techniques vs. molecular electronics

Candidates: carbon nanotubes, nanowires, single molecules, biomolecules, etc.



# Intel® 45 nm Transistor Technology



Home | Worldwide | About Intel | Press Room | Contact Us | Search

Products | Technology & Research | Resource Centers | Support & Downloads | Where to Buy

## Technology & Research

- Architecture
- Silicon
- Platform Benefits
- Software & Applications
- Research
- Standards & Initiatives
- News & Events

Home > Technology & Research > Silicon >

### Meet the World's First 45nm Processor

Intel® 45nm Transistor Technology

#### Biggest Change to Computer Chips in 40 Years Means More Performance for Exponentially Less Cost

In one of the biggest advancements in fundamental transistor design, Intel will use dramatically different transistor materials to build the hundreds of millions of microscopic 45 nanometer (nm) transistors inside the next generation of the company's Intel® Core™2 family of processors. Intel already has the world's first 45nm CPUs in-house - the first of at least fifteen 45nm processor products in development. This new transistor breakthrough will allow Intel to continue delivering record-breaking PC, laptop and server processor speeds while reducing the amount of electrical leakage from transistors that can hamper chip and PC design, size, power consumption, noise and costs. It also ensures that Moore's Law, a high-tech industry axiom that transistor counts double about every two years to deliver ever more functionality at exponentially decreasing cost, thrives well into the next decade.

By using a new material combination of high-k gate dielectrics and metal gates, Intel's 45nm transistors significantly improve performance to deliver faster multi-core processors that consume less power. Intel's demonstration of a functional 45nm CPU underscores its process technology lead of more than a year over the rest of the semiconductor industry. The world's first working 45nm processors (next generation Intel® Core™2 family processors - codenamed "penryn") are already running multiple operating systems (Windows® Vista®, Mac OS X®, Windows® XP and Linux®) and various applications. Intel is on track for 45nm production in the second half of 2007.

#### Record-Setting High-Performance Transistors

According to Intel co-founder Gordon Moore, "The implementation of high-k and metal materials marks the biggest change in transistor technology since the introduction of polysilicon gate MOS transistors in the late 1960s."

Compared to today's 65nm technology, Intel's 45nm technology will provide the following product benefits:


- Approximately twice the transistor density (great for smaller chip sizes or increased transistor counts)
- Approximately 30 percent reduction in transistor-switching power
- Greater than 20 percent improvement in transistor switching speed or a greater than 5 times reduction in source-drain leakage power
- Greater than 10 times reduction in transistor gate oxide leakage for lower power requirements and increased battery life

#### Fun facts about 45-nm transistors



- Hundreds could fit on the surface of a single red blood cell
- 2,000 fit across a human hair
- 30 million fit on the head of a pin
- It can switch on and off approximately 300 billion times a second

[See more fun facts >](#) (PDF 39KB)

#### Penryn die photo



## Intel Producing First Processor Prototypes With New, Tiny 45 Nanometer Transistors, Accelerating Era of Multi-Core Computing




Jan. 2007 by Intel

Nanoscale Materials Research Laboratory



## Continuous progresses in lithography





Resource: 2006 ITRS, Lithography section

Nanoscale Materials Research Laboratory






## Conventional Lithography



Nanoscale Materials Research Laboratory



## New Paradigm in Lithography



Patterned Nanostructures

Nanostructures induced  
SiO<sub>2</sub> Reduction Reaction (Etching)

Nanoscale Materials Research Laboratory





## “Carbothermal Reduction (SiO<sub>2</sub> etching)”

*“Reduction of metal ions or metal oxide using carbons at high temperature”*

*- General Chemistry Text book*




*How about carbon nanotube with 1~3 nm of diameters instead of micro/macro-scale carbon (graphite) powder?*

*Is it going to occur for real?*

*What's the difference to the conditions for the conventional carbon nanotube growth?*





## Synthesis of carbon nanotubes : Chemical Vapor Deposition (CVD)





## Fe catalyst nanoparticles, Hydrocarbon sources, and Carbon nanotubes




Choi, H. C. et al., *Nano. Lett.* **2003**, 3, 157.

Nanoscale Materials Research Laboratory



## Fe nanoparticle-assisted growth of CNT



- Particle size is corresponding to the nanotube diameter
- Catalytic particles (active end) remain on support
- The other end is dome-closed
- Base growth (differs from the VLS growth mode)

Li, U. J. et al. *JPCB.* **2001**, 105, 11424.

Nanoscale Materials Research Laboratory





## “Carbothermal Reduction (SiO<sub>2</sub> etching)”

*“Reduction of metal ions or metal oxide using carbons at high temperature”*

*- General Chemistry Text book*



*How about carbon nanotube with 1~3 nm of diameters instead of micro/macro-scale carbon (graphite) powder?*

**“The carbothermal reduction of silica into silicon requires the use of temperature well above the silicon melting point ( $\geq 2,000$  °C)”**

Nagamori, M. *et al. Metall. Trans. B* **1986**, 17, 503.

Zhihao, B. *et al. Nature* **2007**, 446, 172.

Nanoscale Materials Research Laboratory




## Small Amount of Oxygen : The Accelerator of SiO<sub>2</sub> Reduction

### MATERIALS SCIENCE

## Oxygen breaks into carbon world

Pulickel M. Ajayan and Boris I. Yakobson

When oxygen atoms bind to a graphite surface, they fall into line and make bridges across carbon atoms. This is the spearhead of a chemical attack in which the atomic arrangement of solid carbon is torn apart.



Li, J.-L. *et al. Phys. Rev. Lett.* **2006**, 96, 176101.

Ajayan, P. M. *et al. Nature* **2006**, 441, 818.


Nanoscale Materials Research Laboratory






## Oxygen-assisted CVD Growth of SWNTs : Increased yields - Vertical SWNTs on a substrate!!

H<sub>2</sub>O vapor




Hata, K. et al., *Science* **2004**, *306*, 1362.

O<sub>2</sub> gas  
PECVD



Zhang, G. et al., *PNAS* **2005**, *102*, 16141.

Ethanol vapor  
10 Torr




Maruyama, S. et al., *Chem. Phys. Lett.* **2005**, *403*, 320.

Nanoscale Materials Research Laboratory



## The Oxygen effect on the SiO<sub>2</sub> etching using SWNTs



Byon and Choi *Nature Nanotech.* **2007**, *2*, 162.

Nanoscale Materials Research Laboratory






- *What are the chemical identities of THESE?*  
Shoulders formed on both edges of nanotrenches.


- *What is the mechanism of nanotrench formation?*

- *What applications from nanotrenches?*




## Analysis of Nanotrench Shoulders : SEM/SAM images and AES Data


SEM & Scanning Auger Microscopy images



Auger Electron Microscopy measurement



on the line






away from the line





## Analysis of Nanotrench Shoulders : Cross-sectional HRTEM Images and EDX




- average width by FWHM  
~  $9.8 \pm 2.4$  nm
- average depth  
~  $4.9 \pm 1.9$  nm



Nanoscale Materials Research Laboratory



## Analysis of Nanotrench Shoulders : XPS Spectra & HRTEM image



Shaded region: Silicon carbide (SiC) peak range



→ Amorphous  $\text{SiO}_2$  with randomly deposited amorphous carbons  
 $\text{SiO}(\text{g}) + \frac{1}{2} \text{O}_2(\text{g}) \leftrightarrow \text{SiO}_2(\text{s})$

Nanoscale Materials Research Laboratory





## Carbon of SWNTs : The Precursor of SiO<sub>2</sub> Reduction



900°C open O<sub>2</sub>/CH<sub>4</sub>/C<sub>2</sub>H<sub>4</sub> valves


Oxygen-assisted CVD use  
Increasing density of SWNTs

500 nm  
Starting  
carbothermal Reduction

Nanoscale Materials Research Laboratory



## Carbon Effect (Carbon Nanoparticles without Fe catalyst)




Nanoscale Materials Research Laboratory






## Carbon Effect (Carbon Nanotubes without Fe catalysts)



Nanoscale Materials Research Laboratory




## Fe Catalysts Removal: The Initiator of SiO<sub>2</sub> Reduction



Moulson, A. J. et al. *J. Mat. Sci.* **1979**, *14*, 1017.

Boyer, S. M. et al. *J. Mat. Sci.* **1978**, *13*, 1637.



Nanoscale Materials Research Laboratory






## Co Catalyst Effect : No Nanotrench Formation

Soaking into cobalt acetate tetrahydrate  $((C_2H_3O_2)_2Co \cdot 4H_2O)$  0.01 wt% in ethanol for 10 min  
then calcination 400 °C for 5 min

Murakami, Y. et al. *Chem. Phys. Lett.* **2004**, 385, 298.  
Maruyama, S. et al. *Chem. Phys. Lett.* **2005**, 403, 320.




Nanoscale Materials Research Laboratory



## Self-Assembled Fe Catalysts on SWNT/SiO<sub>2</sub> Mechanism of Nanotrench formation?

900°C open O<sub>2</sub>/CH<sub>4</sub>/C<sub>2</sub>H<sub>4</sub> valves




Byon and Choi *Unpublished results*

Nanoscale Materials Research Laboratory






## Removal of Self-Assembled Fe Catalysts on SWNT/SiO<sub>2</sub>




Nanoscale Materials Research Laboratory



## Substrate Effect on the Carbothermal Reduction



Quartz wafer  
(crystalline SiO<sub>2</sub>)



Si<sub>3</sub>N<sub>4</sub> wafer


Nanoscale Materials Research Laboratory






## Applications of SiO<sub>2</sub> Nanotrenches : Cr Nanowires

target thickness : 4 nm




target thickness : 8 nm




Cr Deposition  
by using thermal evaporator

Lift-Off  
by using 15% HF sol'n


Cr Nanowires



Avg.  $4.4 \pm 0.9$  nm



Avg.  $10.4 \pm 3.0$  nm






Nanoscale Materials Research Laboratory



## Applications of SiO<sub>2</sub> Nanotrenches : Si Nanotrenches

Si etching  
by using 45% KOH sol'n  
(83 °C for 1 min)

Removal of SiO<sub>2</sub> mask  
by using 15% HF sol'n



Nanoscale Materials Research Laboratory

