

## Simulation of the kinetic models of plasma deposition and etching in semiconductor fabrication

유혜성<sup>1</sup>, 임연호<sup>1,†</sup>, 장원석<sup>2,1</sup>, 육영근<sup>1</sup>, 유동훈<sup>3,1</sup>, 최광성<sup>1</sup>

<sup>1</sup>전북대학교; <sup>2</sup>국가핵융합연구소; <sup>3</sup>경원테크

(yeonhoim@jbnu.ac.kr<sup>†</sup>)

Current plasma etching technology is becoming more and more complicated because the advent of next generation electronic devices such as 3D memory and FINFET in semiconductor industry. The smaller 3D feature profile, the more important the passivation layer thickness when the incident ion energy change inside the nanoscale profile. To address these issues in this work, we studied and developed a realistic surface reaction model of SiO<sub>2</sub> plasma etching using 3D topography simulator named as K-SPEED. In our surface reaction model, the plasma etch under existence of the steady state passivation layer was considered with both a semi-analytical model of passivation layer and detailed kinetic models of plasma deposition and etching. And we comparing simulation results with the experimental data. Finally, we developed the realistic surface reaction model of the 3D feature profile simulation that can be explained the unveiled physicochemical behavior under plasma etching of nanoscale feature.