Memristive devices based on vertical heterostructures of graphene and TiOx show a significant power reduction that is up to - 10(3) times smaller than that of conventional structures. This power reduction arises as a result of a tunneling barrier at the interface. The barrier is tunable, opening up the possibility of engineering several key memory characteristics.