A new process to form shallow trench isolation for ultra-large-scale integrated devices is presented. This technique utilizes chemical mechanical polish steps to provide a virtual planar surface at the end of processing for isolation of various size, ranging from 0.5 mum to several hundred mum. Superior uniformity has been obtained on wafers of 8 in. diam processed in a productionlike environment. Good device isolation also has been found.