This article presents results of study and optimization of plasma etching of TiN and TiN-TaN gates for sub-45 mm CMOS technology. By design of experiment in decoupled plasma source using HBr/Cl-2 plasma, etching parameters were established providing smooth post-etch surface. (C) American Vacuum Society.