Semiconducting single-walled carbon nanotubes are integrated into high-density arrays using dielectrophoresis, which is a CMOS-compatible, bottom-up assembly technique. The devices are statistically analyzed by voltage-contrast scanning electron microscopy and electron transport measurements. Annealing and the choice of parylene substrate are shown to improve device performance.