화학공학소재연구정보센터
학회 한국고분자학회
학술대회 2019년 봄 (04/10 ~ 04/12, 부산컨벤션센터(BEXCO))
권호 44권 1호
발표분야 분자전자 부문위원회 I
제목 Wafer-Scale Logic Circuits Based on Vertically Stacked CVD-Grown Graphene/MoS2 Heterostructure
초록 This paper demonstrates, wafer-scale graphene/MoS2 heterostructures prepared by chemical vapor deposition (CVD) and their application in vertical transistors. A CVD-grown bulk MoS2 layer is utilized as the vertical channel, whereas CVD-grown monolayer graphene is used as the tunable-work-function electrode. The electron injection barriers at the graphene-MoS2 junction and ITO-MoS2 junction are modulated effectively through variation of the Schottky barrier height and its effective barrier width, respectively, because of the work-function tunability of the graphene electrode. The resulting vertical transistor with the CVD-grown MoS2/graphene heterostructure exhibits excellent electrical performances, including a high current density exceeding 7 A/cm2, a subthreshold swing of 410 mV/dec, and a high on-off current ratio exceeding 103.
저자 김성찬1, 최영진1, 조정호2
소속 1성균관대, 2연세대
키워드 graphene; vertical transistor; chemical vapor deposition; Schottky barrier; work-function tunability
E-Mail